yayacemu/keyboard.sv

16 lines
289 B
Systemverilog
Raw Normal View History

2024-02-01 02:57:11 +00:00
module keyboard (
2024-02-01 03:04:52 +00:00
input wire clk_in,
output bit keyboard[15:0]
);
2024-02-01 02:57:11 +00:00
2024-02-01 03:04:52 +00:00
import "DPI-C" function bit [7:0] get_key();
2024-02-01 02:57:11 +00:00
2024-04-06 21:38:23 +00:00
always_ff @(negedge clk_in) begin
2024-02-01 03:04:52 +00:00
bit [7:0] keyval = get_key();
if (&keyval != 1) begin
keyboard[keyval[3:0]] = keyval[7];
2024-02-01 02:57:11 +00:00
end
2024-02-01 03:04:52 +00:00
end
2024-02-01 02:57:11 +00:00
endmodule